Characterization and hierarchical static timing analysis of mixed-signal design

As the technology grows, tendency to increase data rate also increases. Clocks with higher frequencies have be generated meet increased rate. Any mismatch between clock and will lead capture of wrong data. Hence performing timing analysis for any design validate correct plays a major role in System on chip. This paper explains procedure followed perform mixed-signal design.